A New FPGA Architecture of FAST and BRIEF Algorithm for On-Board Corner Detection and Matching

作者：Huang, Jingjin; Zhou, Guoqing^*; Zhou, Xiang; Zhang, Rongting

来源：Sensors (Switzerland), 2018, 18(4): 1014.

DOI：10.3390/s18041014

• FPGA architecture
• FAST
• BRIEF
• corner feature
• detection & matching

Although some researchers have proposed the Field Programmable Gate Array (FPGA) architectures of Feature From Accelerated Segment Test (FAST) and Binary Robust Independent Elementary Features (BRIEF) algorithm, there is no consideration of image data storage in these traditional architectures that will result in no image data that can be reused by the follow-up algorithms. This paper proposes a new FPGA architecture that considers the reuse of sub-image data. In the proposed architecture, a remainder-based method is firstly designed for reading the sub-image, a FAST detector and a BRIEF descriptor are combined for corner detection and matching. Six pairs of satellite images with different textures, which are located in the Mentougou district, Beijing, China, are used to evaluate the performance of the proposed architecture. The Modelsim simulation results found that: (i) the proposed architecture is effective for sub-image reading from DDR3 at a minimum cost; (ii) the FPGA implementation is corrected and efficient for corner detection and matching, such as the average value of matching rate of natural areas and artificial areas are approximately 67% and 83%, respectively, which are close to PC's and the processing speed by FPGA is approximately 31 and 2.5 times faster than those by PC processing and by GPU processing, respectively.

• 出版日期2018-4
• 单位天津大学; 桂林理工大学