Design of a novel low power 8-transistor 1-bit full adder cell

作者：Wei, Yi; Shen, Ji-zhong^*

来源：Journal of Zhejiang University-Science C(Computers and Electronics), 2011, 12(7): 604-607.

DOI：10.1631/jzus.C1000372

• Full adder design
• Low power
• CMOS circuit
• Very large-scale integration (VLSI)

An addition is a fundamental arithmetic operation which is used extensively in many very large-scale integration (VLSI) systems such as application-specific digital signal processing (DSP) and microprocessors. An adder determines the overall performance of the circuits in most of those systems. In this paper we propose a novel 1-bit full adder cell which uses only eight transistors. In this design, three multiplexers and one inverter are applied to minimize the transistor count and reduce power consumption. The power dissipation, propagation delay, and power-delay produced using the new design are analyzed and compared with those of other designs using HSPICE simulations. The results show that the proposed adder has both lower power consumption and a lower power-delay product (PDP) value. The low power and low transistor count make the novel 8T full adder cell a candidate for power-efficient applications.

• 出版日期2011-7
• 单位浙江大学