An FPGA-based architecture for embedded systems performance acceleration applied to Optimum-Path Forest classifier

作者：Diniz Wendell F S^*; Fremont Vincent; Fantoni Isabelle; Nobrega Euripedes G O

来源：Microprocessors and Microsystems, 2017, 52: 261-271.

DOI：10.1016/j.micpro.2017.06.013

• FPGA Implementation
• Machine learning
• Classification
• Optimum-Path Forest

Classification techniques development constitutes a foundation for machine learning evolution, which has become a major part of the current mainstream of Artificial Intelligence research lines. However, the computational cost associated with these techniques limits their use in resource constrained embedded platforms. As the classification task is often combined with other high computational cost functions, efficient performance of the main modules is fundamental requirements to achieve hard real-time speed for the whole system. Graph-based machine learning techniques offer a powerful framework for building classifiers. Optimum-Path Forest (OPF) is a graph-based classifier presenting the interesting ability to provide nonlinear classes separation surfaces. This work proposes a SoC/FPGA based design and implementation of an architecture for embedded applications, presenting a hardware converted algorithm for an OPF classifier. Comparison of the achieved results with an embedded processor software implementation shows accelerations of the OPF classification from 2.18 to 9 times, which permits to expect real-time performance to embedded applications.

• 出版日期2017-7