Design and Simulation of Low-Power Logic Gates Based on Nanoscale Side-Contacted FED

作者：Touchaei Behnam Jafari; Manavizadeh Negin

来源：IEEE Transactions on Electron Devices, 2017, 64(1): 306-311.

DOI：10.1109/TED.2016.2626342

• Gate work function
• logic gate design (NAND, NOR, and XOR)
• side-contacted field effect diode (S-FED)

A new nanoscale device has been already introduced as a side-contacted field effect diode (S-FED), which is composed of a diode and planar SOI-MOSFET. In this paper, S-FED is optimized in terms of work function, with due attention to the design of logic gates, such as NOT, NAND, NOR, and XOR. Results demonstrate that optimum work function is 4.7 eV in which the highest value of / (ON)// (OFF) can be achieved. Mixed-mode simulations are used to determine the performance of the proposed logic gates. Also, the proof regarding the mitigation of the total power consumption up to 56% is presented so that not gate based on S-FED improvespower delay productby about30%, comparedwith the CMOS-based version. A similar fabrication processwith theCMOS technologycould be asserted as the considerable advantage to pave the way of feasibly realizing the new generation of S-FED-based logic gates.

• 出版日期2017-1