Digital tanlock loop architecture with no delay

作者：Al Ali Omar Al Kharji; Anani Nader^*; Al Araji Saleh; Al Qutayri Mahmoud; Ponnapalli Prasad

来源：International Journal of Electronics, 2012, 99(2): 179-195.

DOI：10.1080/00207217.2011.623271

• time-delay digital tanlock loop
• no-delay digital tanlock loop
• phase shifter
• acquisition
• locking range
• jitters

This article proposes a new architecture for a digital tanlock loop which eliminates the time-delay block. The pi/2 (rad) phase shift relationship between the two channels, which is generated by the delay block in the conventional time-delay digital tanlock loop (TDTL), is preserved using two quadrature sampling signals for the loop channels. The proposed system outperformed the original TDTL architecture, when both systems were tested with frequency shift keying input signal. The new system demonstrated better linearity and acquisition speed as well as improved noise performance compared with the original TDTL architecture. Furthermore, the removal of the time-delay block enables all processing to be digitally performed, which reduces the implementation complexity. Both the original TDTL and the new architecture without the delay block were modelled and simulated using MATLAB/Simulink. Implementation issues, including complexity and relation to simulation of both architectures, are also addressed.

• 出版日期2012