A fast-lock and low-power DLL-based clock generator applied for DDR4

作者：Lo Yu Lung; Yang Wei Bin^*; Wang Han Hsien; Chen Cing Huan; Huang Zi Ang

来源：Microsystem Technologies, 2018, 24(1): 137-146.

DOI：10.1007/s00542-016-3206-7

This paper presents a fast-lock and low-power delay-locked loop (DLL) circuit applied for DDR4. The proposed modified phase detector and modified charge pump can reduce locking time as well as static phase error. The glitch elimination circuit reduces glitches in the PD for reducing the glitch power. The phase interpolator and phase combiner circuit are used to generate four output frequencies: 0.2, 0.4, 0.8, and 1.6 GHz. The design is fabricated through a 0.18-mu m standard CMOS process with a supply voltage of 1.8 V. The simulation results indicate that the lock time is less than 20 cycles and the power consumption of the DLL is 15.14 mW at 1.6 GHz. The active die area of the proposed DLL-based clock generator is 0.51 mm(2).

• 出版日期2018-1