A 530 Mpixels/s Intra Prediction Architecture for Ultra High Definition H.264/AVC Encoder

作者：He Gang^*; Zhou Dajiang; Zhou Jinjia; Zhang Tianruo; Goto Satoshi

来源：IEICE - Transactions on Electronics, 2011, E94C(4): 419-427.

DOI：10.1587/transele.E94.C.419

• H.264/AVC
• intra prediction
• data dependency
• hardware architecture

Intra coding in H.264/AVC significantly enhances video compression efficiency. However, due to the high data dependency of intra prediction in H.264, both pipelining and parallel processing techniques are limited to be applied. Moreover, it is difficult to get high hardware utilization and throughput because of the long block/MB-level reconstruction loops. This paper proposes a high-performance intra prediction architecture that can support H.264/AVC high profile. The proposed MB/block co-reordering can avoid data dependency and improve pipeline utilization. Therefore, the timing constraint of real-time 4096 x 2160 encoding can be achieved with negligible quality loss. 16 x 16 prediction engine and 8 x 8 prediction engine work parallel for prediction and coefficients generating. A reordering interlaced reconstruction is also designed for fully pipelined architecture. It takes only 160 cycles to process one macroblock (MB). Hardware utilization of prediction and reconstruction modules is almost 100%. Furthermore, PE-reusable 8 x 8 intra predictor and hybrid SAD & SAID mode decision are proposed to save hardware cost. The design is implemented by 90 nm CMOS technology with 113.2k gates and can encode 4096 x 2160 video sequences at 60 fps with operation frequency of 332 MHz.

• 出版日期2011-4